The wolf silhouette presented above is the signature of engineer Reo Gargovich, the lead designer of the Lattice Semiconductor Corporation's popular ispPAC30 integrated circuit, a dynamically reconfigurable analog device. The chip contains a total of four programmable gain instrumentation amplifiers, two multiplying digital-to-analog converters, and two configurable output amplifiers with rail-to-rail outputs. One of the design engineers who produced the chip, Greg Rohde, has provided a copy of the chip (illustrated above) and information about the artwork. There are two additional doodles on the ispPAC30 integrated circuit. One is a pack rat (general logo for the design team), while the other is a can of worms symbolizing the problems encountered during the chip's design. |
© 1995-2022 by Michael W. Davidson and The Florida State University. All Rights Reserved. No images, graphics, software, scripts, or applets may be reproduced or used in any manner without permission from the copyright holders. Use of this website means you agree to all of the Legal Terms and Conditions set forth by the owners.
This website is maintained by our
|